

FACULTY DEVELOPMENT PROGRAM

On

“Chip Design- A Fundamental Course”

27th to 31st Jan 2025

(Jointly organized by NIT Jalandhar and CDAC Mohali)

27th-January -2025(DAY-1)

In this FDP experts from IITs, NITs and industries presented various lectures in the domain of chip design. Dr. Balwinder Raj and Dr. Tarun Chaudhary from NIT Jalandhar, along with experts from C-DAC Mohali and Assam University, Silchar, conducted practical sessions at their respective institutions on "Inverter Designing using Cadence Virtuoso." Participants learned to design a basic CMOS inverter through schematic capture, layout design, and simulation using this industry-standard tool. The sessions also covered transistor sizing, power consumption analysis, and performance optimization. These hands-on activities provided a strong foundation in VLSI design and enhanced participants' skills in digital circuit simulation.

Coordinators from NIT Jalandhar, along with experts from C-DAC Mohali and Assam University, Silchar, also conducted practical sessions at their respective institutions on "Op-Amp Design using Cadence." Participants gained hands-on experience in designing operational amplifiers through schematic capture, transistor-level design, layout creation, and simulation. The session provided valuable insights into analog circuit design using the Cadence design suite. It helped students build essential skills in analog IC design and analysis with industry-standard tools.

Experts conducted practical sessions on Cadence Virtuoso, focusing on its application in VLSI design. Participants gained hands-on experience in schematic capture, layout creation, and circuit simulation using this industry-standard tool. The sessions covered key concepts like transistor sizing, design rules, and performance analysis, with guidance on optimizing and verifying circuit functionality. These activities equipped students with essential skills for real-world VLSI design and deepened their understanding of the semiconductor design process.

Structure of Charge Plasma TFET

Silicon
1.1 x 1.5 (cm², 3)

Work Function 5.43
Work Function 5.7

30 nm
20 nm

WP 4.5
WP 4.3

4:25 PM | info-bogus.org

2

The screenshot shows a Zoom meeting interface. The main window displays a presentation slide titled "1. Switching Power Dissipation". The slide contains the following text:

- When the input becomes low;
 - Energy will be store in capacitor.
 - Some energy dissipates as heat in the PMOS transistor.
- When the input becomes high;
 - Energy in capacitor is dumped to GND.
 - Some energy dissipates as heat in the NMOS transistor.

The slide also includes the equation:

$$P_{sw} = \alpha_p f_{clk} C_{out} V_{DD}^2$$

Where α_p is switching coefficient.
 f_{clk} , V_{DD} is clock frequency and power supply respectively.
 And C_{out} is load capacitance.

Fig. 4. Schematic diagram of charging and discharging of CMOS [3]

The right side of the Zoom window shows a grid of participant video feeds. The bottom of the window shows the Zoom toolbar with icons for chat, mute, video, and other controls.

Group Discussion and Q&A


The session concluded with an evaluation exam, highlighting the significance of precision and optimization in chip design for modern electronics.

Reflection & Feedback session / Certificate Distribution

During the closing ceremony, participation certificates were distributed to all candidates. Attendees shared their experiences and insights, fostering community and collaboration. The session also served as a networking opportunity, connecting participants with experts and peers. The ceremony concluded with appreciation, emphasizing the continued exchange of ideas beyond the program.


How would you rate the overall content quality of the Faculty Development Program?

50 responses




How would you rate the effectiveness of the hands-on sessions?

50 responses



How satisfied were you with the opportunities for networking and collaboration during the program?

50 responses



How satisfied were you with the quality of the speakers and their ability to engage the audience?

50 responses

